I. INTRODUCTION
Polycrystalline silicon thin-film transistor (poly-Si TFT) is one kind of field-effect transistors. Poly-Si TFTs have been widely investigated and used in large-area flat panel displays with integrated peripheral circuits as the pixel array, such as active-matrix liquid crystal displays (AMLCDs) and activematrix organic light-emitting displays (AMOLEDs) [1] - [4] . Moreover, poly-Si TFTs are very suitable for threedimensional integrated circuit (3-D IC) applications and 3-D NAND flash memory applications owing to those advantages associated with low cost, low thermal budget, simple fabrication, high sequential stacked ability, and CMOS-compatible process [5] - [7] .
Before the 0.25 μm technology node, both n-MOSFETs and p-MOSFETs with the same in situ n + doped polySi gates require p-type channel doping regions to acquire a suitable threshold voltage (V TH ) for very large scale integration (VLSI) applications [8] . Based on the use of n + poly-Si gates, p-MOSFETs are more susceptible to short-channel effects (SCEs) due to the use of p-type channel doping regions for V TH adjustment [8] - [10] . Such devices are designated as buried-channel MOSFETs (BCMOSFETs). To enhance SCE immunity as well as attain low and symmetric V TH , n + poly-Si gates and p-type channel doping regions for n-MOSFETs as well as p + poly-Si gates and n-type channel doping regions for p-MOSFETs in the 0.25 μm technology node are utilized to form surfacechannel MOSFETs (SC-MOSFETs) in submicron CMOS devices [11] - [13] . However, boron atoms used to dope the undoped poly-Si gates can rapidly diffuse through the thin gate oxide from the p + poly-Si gate into the underlying n-type channel region during a high thermal-budget process, namely, boron penetration. This causes a positive shift in flat-band voltage (V FB ), a positive shift in V TH , a degraded subthreshold swing (S.S.), and a degraded Si/SiO 2 interface [11] - [18] .
In literature, numerous approaches have been proposed and demonstrated to relieve boron penetration. There are two common methods. The first method is to establish diffusion barrier layers at interfaces of poly-Si gates/gate oxides and/or of gate oxides/n-type channel doping regions. This can be accomplished by nitrogen (N) ion implantations into poly-Si gates and nitridations for poly-Si gates and/or gate oxides by using nitrous oxide (N 2 O), nitric oxide (NO), or ammonia (NH 3 ). Alternatively, inductivecoupling-nitrogen plasma (ICNP) treatments can be used to incorporate nitrogen-rich layers at interfaces of polySi gates/gate oxides and/or of gate oxides/n-type channel doping regions [18] - [23] . The second method is to retard vertical diffusion of boron atoms in gate stack structures. This can be realized by using as-deposited α-Si gates instead of poly-Si gates and stacked (or modified) gate structures with α-Si and poly-Si layers [16] , [24] - [26] .
Current p-type junctionless (JL) and junctionless accumulation mode (JAM) transistors need ultra-shallow channel doping regions by using boron difluoride (BF 2 ) ion implantations in order to effectively deplete the conducted carriers in the OFF-state. However, boron diffusion can further aggravate as a result of the presence of fluorine (F) atoms from BF 2 ion implantations with F atoms [11] - [13] . This indicates that reverse boron penetration will become more severe in p-type JL and JAM transistors. As a result, in this study, we will explore the influence of channel doping concentrations (N ch ) and N 2 O nitridation temperatures (T N ) on p-type PG JAM TFTs to further evaluate the optimum N ch and T N . Furthermore, we will clarify the major impact factors that affect the threshold voltage, the average subthreshold swing (A.S.S.), the on current (I ON ), the S/D series resistance (R SD ), and the tetraethoxysilane (TEOS) gate oxide breakdown E-field (E OBD ).
II. DEVICE FABRICATION
The schematic 3-D configurations of a PG JAM TFT for the key fabrication steps are shown in Fig. 1(a) -(d). The detailed fabrication steps for the PG JAM TFTs were reported in our previous work [27] . First of all, the 150-nm-thick silicon nitride (Si 3 N 4 ) layer was deposited on the thermal oxide with a film thickness of 500 nm grown on a Si wafer. Subsequently, the 40-nm-thick undoped amorphous-Si (a-Si) layer was deposited and then crystallized during the solid-phase crystallization (SPC) process. Next, the undoped poly-Si layer was implanted with 18-keV boron difluoride ions (BF + 2 ) to a dose of 2 × 10 13 cm −2 . After the dopant activation, an etching stopping layer (ESL) with a film thickness of 11 nm and a sacrificial layer with a film thickness of 50 nm were sequentially deposited. Following the patterning of the sacrificial regions, the TEOS oxide with a film thickness of 50 nm was deposited and then etched to form the oxide-spacer hard masks (O-SPHMs) [ Fig. 1(a) ]. After the removal of the sacrificial regions, the O-SPHMs as the first hard masks were utilized to define the rectangular silicon nitride-hard masks (RN-HMs). A 100-nm-thick undoped aSi layer was deposited and then implanted with the boron ions (B + ) to a dose of 2 × 10 15 cm −2 after the p + polySi fin channel formation [ Fig. 1(b) ]. Using the RN-HMs as the second hard masks, the twin p + poly-Si fin channels and the raised source/drain (RS/D) regions were simultaneously patterned by means of an anisotropic dry etching process [ Fig. 1(c) ]. After the RN-HM strip, the gate stack formation consists of the TEOS oxide with a film thickness of 5 nm and the n + poly-Si gate with a film thickness of 200 nm. During the gate stack formations, the TEOS gate oxides were nitridized at different N 2 O nitridation temperatures (T N = 700 • C, 750 • C, 800 • C, and 850 • C) in N 2 O ambient. The gate formation was accomplished to complete the p-type PG JAM TFTs [ Fig. 1(d) ]. The channel thickness (T ch ) × the channel width (W ch ) for the p + poly-Si fin channel is 36.0 nm × 26.7 nm for p-type PG JAM TFTs [27] . Fig. 2 illustrates the secondary ion mass spectroscopy (SIMS) depth profiles of the un-patterned p + poly-Si films with different film doping concentrations after the gate stack formation. The film doping concentration (N film ) values for the unpatterned p + poly-Si films are, respectively, 1 × 10 20 cm −3 , 2×10 19 cm −3 , 1×10 19 cm −3 , 8×10 18 cm −3 , 5×10 18 cm −3 , and 1 × 10 18 cm −3 . It is noteworthy that more boron atoms can penetrate through the TEOS gate oxide from the p + poly-Si film toward the in situ n + doped poly-Si gate with an increase in N film , namely, channel doping concentrationinduced reverse boron penetration. This implies that more VOLUME 7, 2019 283 boron atoms can stay at the TEOS gate oxide with the increase of N film . In addition, the diffusion depth of boron atoms in the in situ n + doped poly-Si gate becomes long with an increase in N film , as shown in Fig. 3 . According to the above-mentioned SIMS depth profiles, the PG JAM TFTs with a higher N ch will undergo more severe channel doping concentration-induced reverse boron penetration. Based on an evaluation between device performance and channel doping concentration-induced reverse boron penetration, an N ch of 5 × 10 18 cm −3 is suitable for PG JAM TFTs [27] . for PG JAM TFTs can be attributed to the reduction of gate oxide interface quality and the aggravation of reverse boron penetration [11] - [13] , [27] . With increasing T N from 700 • C to 800 • C in N 2 O ambient, the obvious improvement in A.S.S. suggests that the enhancement of gate oxide interface quality is the major impact factor, which is consistent with the above-mentioned analyses and explanations for V TH . Furthermore, PG JAM TFTs have a similar A.S.S. as the TEOS gate oxides are nitridized at a T N of 800 • C and a T N of 850 • C in N 2 O ambient. This indicates that both PG JAM TFTs have a similar interface state density. 
III. RESULTS AND DISCUSSION
, where R total is the total resistance, W eff is the effective channel width, μ eff is the effective mobility, and C ox is the gate oxide capacitance. The second term on the right-hand side of the equation can be ignored as V G -V TH is close to infinity, i.e., R total is equal to R SD . Fig. 9 . Utilizing a T N of 800 • C in N 2 O ambient, PG JAM TFTs can achieve the largest E OBD owing to these devices with the best TEOS gate oxide quality [17] , [18] . This is consistent with the previous result shown in Fig. 8 .
IV. CONCLUSION
In this paper, the influence of N 2 O nitridation temperatures on the electrical characteristics of p-type PG JAM TFTs was experimentally investigated by N 2 O treatments. For the first time, it was found that more boron atoms can penetrate through the gate oxide from the p + fin channel toward the n + poly-Si gate with an increase in N ch . By increasing T N from 700 • C to 800 • C in N 2 O ambient, the TEOS gate oxide quality can be obviously improved, leading to an improvement of A.S.S., an increase of I ON , and an enhancement of E OBD . By means of a proper N ch (5 × 10 18 cm −3 ) and a suitable T N (800 • C), PG JAM TFTs can exhibit the steepest A.S.S. and the largest E OBD .
